

Parallel SLC-NAND Specification

4Gbit (512M x 8), 1.8V, external 8Bits ECC NAND Flash

芯天下技术股份有限公司

XTX Technology Inc.

Tel: (+86 755) 28229862 Fax: (+86 755) 28229847

Web Site: http://www.xtxtech.com/ Technical Contact: fae@xtxtech.com

* Information furnished is believed to be accurate and reliable. However, XTX Technology Inc. assumes no responsibility for the consequences of use of such information or for any infringement of patents of other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent rights of XTX Technology Inc. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. XTX Technology Inc. products are not authorized for use as critical components in life support devices or systems without express written approval of XTX Technology Inc. The XTX logo is a registered trademark of XTX Technology Inc. All other names are the property of their respective own.



Revision History:

Rev.	Date	Changes	Remark
0.1	2020/7/14	Initial release	Preliminary
0.2	2023/4/24	Correct the ID	Preliminary



1. General Description

The XT27Q04A is a single 1.8V 4 Gbit (4,563,402,752 bits) NAND Electrically Erasable and Programmable Read-Only Memory (NAND E2PROM) organized as (4096 + 256) bytes × 64 pages × 2048blocks. The device has two 4352-byte static registers which allow program and read data to be transferred between the register and the memory cell array in 4352-byte increments. The Erase operation is implemented in a single block unit (256 Kbytes + 16 Kbytes: 4352 bytes × 64 pages).

The XT27Q04A is a serial-type memory device which utilizes the I/O pins for both address and data input/output as well as for command inputs. The Erase and Program operations are automatically executed making the device most suitable for applications such as solid-state file storage, voice recording, image file memory for still cameras and other systems which require high-density non-volatile memory data storage.

2. Features

- Single Level per Cell (SLC) Technology
- **ECC requirement: 8Bits/544Bytes**
- Power Supply Voltage
 Voltage range 1.7V ~ 1.95V
- Organization
 Memory cell array
 4352 x 128K x 8
 Register
 4352 x 8
 Page size
 Block size
 (256K + 16K) bytes
 - Modes Read, Reset, Auto Page Program, Auto Block Erase, Status Read, Page Copy,

Multi Page Program, Multi Block Erase, Multi Page Copy, Multi Page Read

- Number of valid blocks Min 2008 blocks Max 2048 blocks
 - Page Read / Program

Random access 25 µs (Max.)

Sequential access 25 ns (Min.)

Program time 300 μs (Typ.)

Access time

Cell array to register 25 µs max

Serial Read Cycle 25 ns min (CL=30pF)

Block Erase

Block Erase time 3.5 ms (Typ.)

Operating current

Read (25 ns cycle) 30 mA max.



Program (avg.) 30 mA max Erase (avg.) 30 mA max

Standby 50 µA max

Reliability

10 Year Data retention (Typ.) Block zero are valid



3. Part Number Description





4. Pin Assignments





5. Package Dimension







6. Logic Diagram And Pin Description



Pin Name	Description
	Inputs/Outputs. The I/O pins are used for command input, address input, data input, and data
1/01 - 1/08 (X8)	output. The I/O pins float to High-Z when the device is deselected or the outputs are disabled.
CLE	Command Latch Enable. This input activates the latching of the I/O inputs inside the Command
	Register on the rising edge of Write Enable (WE#).
	Address Latch Enable. This input activates the latching of the I/O inputs inside the Address Register
ALE	on the rising edge of Write Enable (WE#).
CE#	Chip Enable. This input controls the selection of the device. When the device is not busy CE# low
CE# (selects the memory.
WF#	Write Enable. This input latches Command, Address and Data. The I/O inputs are latched on the
	rising edge of WE#.
	Read Enable. The RE# input is the serial data-out control, and when active drives the data onto the
RE#	I/O bus. Data is valid tREA after the falling edge of RE# which also increments the internal column
	address counter by one.
\A/D#	Write Protect. The WP# pin, when low, provides hardware protection against undesired data
VV F #	modification (program / erase).
R/B#	Ready Busy. The Ready/Busy output is an Open Drain pin that signals the state of the memory.
vcc	Supply Voltage. The VCC supplies the power for all the operations (Read, Program, Erase). An
	internal lock circuit prevents the insertion of Commands when VCC is less than VLKO.
VSS	Ground.
NC	Not Connected.

Notes:

A 0.1 μ F capacitor should be connected between the VCC Supply Voltage pin and the VSS Ground pin to decouple the current surges from the power supply. The PCB track widths must be sufficient to carry the currents required during program and erase operations.



7. Block Diagram





8. Absolute Maximum Ratings

SYMBOL	RATING	VALUE	UNIT
Vcc	Power Supply Voltage -0.6 to 2.5		v
VIN	Input Voltage -0.6 to 2.5		v
VI/O	Input /Output Voltage	–0.6 to VCC + 0.3 (≤ 2.5 V)	v
PD	Power Dissipation	0.3	w
TSOLDER	Soldering Temperature (10 s)	260	°C
TSTG	Storage Temperature	-55 to 125	°C
TOPR	Operating Temperature	-40 to 85	°C

9. Capacitance *(Ta = 25°C, f = 1 MHz)

SYMBOL	PARAMETER	CONDITION	MIN.	MAX.	UNIT
C _{IN}	Input	VIN = 0 V		10	pF
COUT	Output	VOUT = 0 V	_	10	pF

This parameter is periodically sampled and is not tested for every device.

10.Valid Blocks

				WIAA.	UNIT
NVB Number of Valid Blocks 2008 — 20	NVB	Number of Valid Blocks	2008 —	2048	Blocks

NOTE:

The device occasionally contains unusable blocks. Refer to Application Note (13) toward the end of this document.

The first block (Block 0) is guaranteed to be a valid block at the time of shipment.

The specification for the minimum number of valid blocks is applicable over lifetime

The number of valid blocks is on the basis of single plane operations, and this may be decreased with two plane operations.



11.Recommended DC Operating Conditions

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
VCC	Power Supply Voltage	1.7	_	1.95	V
VIH	High Level input Voltage	Vcc x 0.8	_	Vcc + 0.3	V
VIL	Low Level Input Voltage	-0.3*	_	Vcc x 0.2	V

* : -2 V (pulse width lower than 20 ns)

12.DC Characteristics

(Ta = -40°C to	85°C, VCC = 1.7 to 1.95V)				1	\sim
SYMBOL	PARAMETER	CONDITION	MIN.	түр.	MAX.	UNIT
ΙIL	Input Leakage Current	VIN = 0 V to VCC	-		±10	μΑ
ILO	Output Leakage Current	VOUT = 0 V to VCC			±10	μΑ
ICCO1	Serial Read Current	CE# = VIL, IOUT = 0 mA, tcycle = 25 ns			30	mA
ICCO2	Programming Current	-	_		30	mA
ICCO3	Erasing Current	-	_	_	30	mA
ICCS	Standby Current	CE# = V <mark>CC</mark> -0.2 V, WP# = 0 V/VCC	_	_	50	μΑ
Vон	High Level Output Voltage	IOH = -0.1 mA	Vcc – 0.2	_	_	V
Vol	Low Level Output Voltage	IOL = 0.1 mA	—	_	0.2	V
IOL (RY/BY#)	Output current of RY/BY# pin	VOL = 0.2 V	_	4	_	mA



13.AC Characteristics

(Ta = -40°C to 85°C, VCC = 1.7 to 1.95V)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
tCLS	CLE Setup Time	12	—	ns
tCLH	CLE Hold Time	5	_	ns
tCS	CE# Setup Time	20	—	ns
tCH	CE# Hold Time	5	_	ns
tWP	Write Pulse Width	12	_	ns
tALS	ALE Setup Time	12	_	ns
tALH	ALE Hold Time	5	_	ns
tDS	Data Setup Time	12	_	ns
tDH	Data Hold Time	5	_	ns
tWC	Write Cycle Time	25	-	ns
tWH	WE# High Hold Time	10	_	ns
tWW	WP# High to WE# Low	100	ł	ns
tRR	Ready to RE# Falling Edge	20		ns
tRW	Ready to WE# Falling Edge	20	1	ns
tRP	Read Pulse Width	12		ns
tRC	Read Cycle Time	25	—	ns
tREA	RE# Access Time	-	20	ns
tCEA	CE# Access Time		25	ns
tCLR	CLE Low to RE# Low	10	_	ns
tAR	ALE Low to RE# Low	10	_	ns
tRHOH	RE# High to Output Hold Time	25	_	ns
tRLOH	RE# Low to Output Hold Time	5	_	ns
tRHZ	RE# High to Output High Impedance	—	60	ns
tCHZ	CE# High to Output High Impedance	—	20	ns
tCSD	CE# High to ALE or CLE Don't Care	0	_	ns
tREH	RE# High Hold Time	10	_	ns
tIR	Output-High-impedance-to-RE# Falling Edge	0	_	ns
tRHW	RE# High to WE# Low	30	_	ns
tWHC	WE# High to CE# Low	30	_	ns
tWHR	WE# High to RE# Low	60	_	ns
tR	Memory Cell Array to Starting Address	—	25	μs
tDCBSYR1	Data Cache Busy in Read Cache (following 31h and 3Fh)	_	25	μs
tDCBSYR2	Data Cache Busy in Page Copy (following 3Ah)	_	30	μs
tWB	WE# High to Busy	_	100	ns
tRST	Device Reset Time (Ready/Read/Program/Erase)	_	5/5/10/500	μs

*1: tCLS and tALS can not be shorter than tWP

*2: tCS should be longer than tWP + 8ns.



14.AC Test Conditions

	CONDITION		
PARAMETER	VCC: 1.7 to 1.95V		
Input level	VCC – 0.2 V, 0.2 V		
Input pulse rise and fall time	3 ns		
Input comparison level	Vcc / 2		
Output data comparison level	Vcc / 2		
Output load	CL (30 pF) + 1 TTL		

Note: Busy to ready time depends on the pull-up resistor tied to the RY/BY#

15.Programming And Erasing Characteristics

(Ta = -40°C to 85°C, V_{CC} = 1.7 to 1.95V)

SYMBOL	PARAMETER	MIN.	ТҮР.	MAX.	UNIT	NOTES
^t PROG	Average Programming Time	_	300	700	μs	
t _{DCBSYW1}	Data Cache Busy Time in Write Cache (following 11h)	—	_	10	μs	
tDCBSYW2	Data Cache Busy Time in Write Cache (following 15h)	_		700	μs	(2)
Ν	Number of Partial Program Cycles in the Same Page			4		(1)
tBERASE	Block Erasing Time		3.5	10	ms	

Refer to Application Note (12) toward the end of this document.

tDCBSYW2 depends on the timing between internal programming time and data in time.

16.Data Output

When tREH is long, output buffers are disabled by RE#=High, and the hold time of data output depend on tRHOH (25ns MIN). On this condition, waveforms look like normal serial read mode.

When tREH is short, output buffers are not disabled by RE#=High, and the hold time of data output depend on tRLOH (5ns MIN). On this condition, output buffers are disabled by the rising edge of CLE,ALE,CE# or falling edge of WE#, and waveforms look like Extended Data Output Mode.



17.Array Organization

Schematic Cell Layout and Address Assignment

The Program operation works on page units while the Erase operation works on block units.



- CA0 to CA12: Column address
- PA0 to PA16: Page address
- PA6 to PA16: Block address
- **PA0 to PA5:** NAND address in block

19.Mode Selection And Command Tables

The operation modes such as Program, Erase, Read and Reset are controlled by command operations shown in Table 2. Address input, command input and data input/output are controlled by the CLE, ALE, CE#, WE#, RE# and WP# signals as shown in Table 1.

	CLE	ALE	ĈĒ	WE	RE	WP *1
Command Input	Н	L	L		Н	*
Data Input	L	L	L		Н	Н
Address input	L	Н	L		Н	*
Serial Data Output	L	L	L	Н	ج_ ل	•
During Program (Busy)	*	*	*	*	*	Н
During Erase (Busy)	*	*	*	*		Н
During Dood (Rusy)	*	*	Н	*	*	*
Duning Read (Dusy)	*	*	L	H (*2)	H (*2)	*
Program, Erase Inhibit	*	*	*	*	*	L
Standby	*		н	*	*	0 V/V _{CC}

Table	1.	Logic	Table
-------	----	-------	-------

H: V_{IH}, L: V_{IL}, *: V_{IH} or V_{IL}

*1: Refer to Application Note (10) toward the end of this document regarding the WP# signal when Program or Erase Inhibit.

*2: If CE# is low during read busy, WE# and RE# must be held High to avoid unintended command/address input to the device or read to device.

Reset or Status Read command can be input during Read Busy.



Parallel SLC NAND

Table 2. Command table (HEX)								
	First Cycle	Second Cycle	Acceptable while Busy					
Serial Data Input	80	_						
Read	00	30						
Column Address Change in Serial Data Output	05	EO						
Read with Data Cache	31	—						
Read Start for Last Page in Read Cycle with Data Cache	3F	—						
Auto Page Program	80	10						
Column Address Change in Serial Data Input	85	—						
Auto Program with Data Cache	80	15						
	80	11						
Multi Page Program	81	15						
	81	10						
Read for Page Copy (2) with Data Out	00	3A						
Auto Program with Data Cache during Page Copy (2)	8C	15						
Auto Program for last page during Page Copy (2)	8C	10						
Auto Block Erase	60	DO						
ID Read	90							
Status Read	70							
Status Read for Multi-Page Program or Multi Block	71							
Reset	FF							

HEX data bit assignment Serial Data Input: 80h (Example) 1 0 0 0 0 0 0 0 6 5 4 3 2 1/01

Table3. Read mode operation states

	CLE	ALE	CE	WE	RE	I/01 to I/08	Power
Output select	L	L	L	Н	L	Data output	Active
Output Deselect	L	L	L	Н	Н	High impedance	Active

H: VIH, L: VIL



20.Device Operation

20.1. Read Mode

Read mode is set when the "00h" and "30h" commands are issued to the Command register. Between the two commands, a start address for the Read mode needs to be issued. After initial power on sequence, "00h" command is latched into the internal command register. Therefore read operation after power on sequence is executed by the setting of only five address cycles and "30h" command. Refer to the figures below for the sequence and the block diagram (Refer to the detailed timing chart.).





20.2. Random Column Address Change in Read Cycle



20.3. Read Operation with Read Cache

The device has a Read operation with Data Cache that enables the high speed read operation shown below. When the block address changes, this sequence has to be started from the beginning.



If the 31h command is issued to the device, the data content of the next page is transferred to the Page Buffer during serial data out from the Data Cache, and therefore the tR (Data transfer from memory cell to data register) will be reduced.

- 1. Normal read. Data is transferred from Page N to Data Cache through Page Buffer. During this time period, the device outputs Busy state for tR max.
- 2. After the Ready/Busy returns to Ready, 31h command is issued and data is transferred to Data Cache from Page Buffer again. This data transfer takes tDCBSYR1 max and the completion of this time period can be detected by Ready/Busy signal.



3. Data of Page N + 1 is transferred to Page Buffer from cell while the data of Page N in Data cache can be read out by /RE clock simultaneously.

- 4. The 31h command makes data of Page N + 1 transfer to Data Cache from Page Buffer after the completion of the transfer from cell to Page Buffer. The device outputs Busy state for tDCBSYR1 max.. This Busy period depends on the combination of the internal data transfer time from cell to Page buffer and the serial data out time.
- 5. Data of Page N + 2 is transferred to Page Buffer from cell while the data of Page N + 1 in Data cache can be read out by /RE clock simultaneously

6. The 3Fh command makes the data of Page N + 2 transfer to the Data Cache from the Page Buffer after the completion of the transfer from cell to Page Buffer. The device outputs Busy state for tDCBSYR1 max. This Busy period depends on the combination of the internal data transfer time from cell to Page buffer and the serial data out time.

7. Data of Page N + 2 in Data Cache can be read out, but since the 3Fh command does not transfer the data from the memory cell to Page Buffer, the device can accept new command input immediately after the completion of serial data out.



20.4. Multi Page Read Operation

The device has a Multi Page Read operation and Multi Page Read with Data Cache operation.

20.4.1. Multi Page Read without Data Cache

The sequence of command and address input is shown below.

Same page address (PAO to PA5) within each district has to be selected.



The data transfer operation from the cell array to the Data Cache via Page Buffer starts on the rising edge of WE# in the 30h command input cycle (after the 2 Districts address information has been latched). The device will be in the Busy state during this transfer period. After the transfer period, the device returns to Ready state. Serial data can be output synchronously with the RE# clock from the start address designated in the address input cycle.



20.4.2. Multi Page Read with Data Cache

When the block address changes (increments) this sequenced has to be started from the beginning. The sequence of command and address input is shown below.

Same page address (PA0 to PA5) within each district has to be selected.



Notes

(a) Internal addressing in relation with the Districts

To use Multi Page Read operation, the internal addressing should be considered in relation with the District.

- The device consists from 2 Districts.
- Each District consists from 1024 erase blocks.
- The allocation rule is follows.



District 0: Block 0, Block 2, Block 4, Block 6,..., Block 2046 District 1: Block 1, Block 3, Block 5, Block 7,..., Block 2047

(b) Address input restriction for the Multi Page Read operation

There are following restrictions in using Multi Page Read; (Restriction)

Maximum one block should be selected from each District.

Same page address (PA0 to PA5) within two districts has to be selected.

For example;

(60) [District 0, Page Address 0x00000] (60) [District 1, Page Address 0x00040] (30)

(60) [District 0, Page Address 0x00001] (60) [District 1, Page Address 0x00041] (30)

(Acceptance)

There is no order limitation of the District for the address input.

For example, following operation is accepted;

(60) [District 0] (60) [District 1] (30)

(60) [District 1] (60) [District 0] (30)

It requires no mutual address relation between the selected blocks from each District.

(c) WP# signal

Make sure WP# is held to High level when Multi Page Read operation is performed



20.5. Auto Page Program Operation

The device carries out an Automatic Page Program operation when it receives a "10h" Program command after the address and data have been input. The sequence of command, address and data input is shown below. (Refer to the detailed timing chart.)





20.6. Random Column Address Change in Auto Page Program Operation

The column address can be changed by the 85h command during the data input sequence of the Auto Page Program operation.

Two address input cycles after the 85h command are recognized as a new column address for the data input. After the new data is input to the new column address, the 10h command initiates the actual data program into the selected page automatically. The Random Column Address Change operation can be repeated multiple times within the same page.



20.7. Multi Page Program

The device has a Multi Page Program, which enables even higher speed program operation compared to Auto Page Program. The sequence of command, address and data input is shown below. (Refer to the detailed timing chart.) Although two planes are programmed simultaneously, pass/fail is not available for each page by "70h" command when the program operation completes. Status bit of I/O 1 is set to "1" when any of the pages fails. Limitation in addressing with Multi Page Program is shown below.





20.8. Auto Page Program Operation with Data Cache

The device has an Auto Page Program with Data Cache operation enabling the high speed program operation shown below. When the block address changes this sequenced has to be started from the beginning.



Issuing the 15h command to the device after serial data input initiates the program operation with Data Cache

- 1. Data for Page N is input to Data Cache.
- 2. Data is transferred to the Page Buffer by the 15h command. During the transfer the Ready/Busy outputs Busy State (tDCBSYW2).
- 3. Data is programmed to the selected page while the data for page N + 1 is input to the Data Cache.
- 4. By the 15h command, the data in the Data Cache is transferred to the Page Buffer after the programming of page N is completed. The device output busy state from the 15h command ntil the Data Cache becomes empty. The duration of this period depends on timing between the internal programming of page N and serial data input for Page N + 1 (tDCBSYW2).
- 5. Data for Page N + P is input to the Data Cache while the data of the Page N + P 1 is being programmed.
- 6. The programming with Data Cache is terminated by the 10h command. When the device becomes Ready, it shows that the internal programming of the Page N + P is completed.

NOTE: Since the last page programming by the 10h command is initiated after the previous cache program, the tPROG during cache programming is given by the following;

tPROG = tPROG for the last page + tPROG of the previous page – (command input cycle + address input cycle + data input cycle time of the last page)

Pass/fail status for each page programmed by the Auto Page Programming with Data Cache operation can be detected by the Status Read operation.

- . I/O1 : Pass/fail of the current page program operation.
- . I/O2 : Pass/fail of the previous page program operation.

The Pass/Fail status on I/O1 and I/O2 are valid under the following conditions.

- . Status on I/O1: Page Buffer Ready/Busy is Ready State.
- The Page Buffer Ready/Busy is output on I/O6 by Status Read operation or RY / BY# pin after the 10h command . Status on I/O2: Data Cache Read/Busy is Ready State.

The Data Cache Ready/Busy is output on I/O7 by Status Read operation or RY / BY# pin after the 15h command.





If the Page Buffer Busy returns to Ready before the next 80h command input, and if Status Read is done during this Ready period, the Status Read provides pass/fail for Page 2 on I/O1 and pass/fail result for Page 1 on I/O2



20.9. Multi Page Program with Data Cache

The device has a Multi Page Program with Data Cache operation, which enables even higher speed program operation compared to Auto Page Program with Data Cache as shown below. When the block address changes (increments) this sequenced has to be started from the beginning.

The sequence of command, address and data input is shown below. (Refer to the detailed timing chart.)



After "15h" or "10h" Program command is input to device, physical programing starts as follows. For details of Auto Program with Data Cache, refer to "Auto Page Program with Data Cache".





Parallel SLC NAND

XT27Q04A

Starting the above operation from 1st page of the selected erase blocks, and then repeating the operation total 64 times with incrementing the page address in the blocks, and then input the last page data of the blocks, "10h" command executes final programming. Make sure to terminate with 81h-10h- command sequence.

In this full sequence, the command sequence is following.



After the "15h" or "10h" command, the results of the above operation is shown through the "71h" Status Read command.

		id I	I/O Pass Fail	
RY/BY				
The 71	h command Status description is as below.	2		\mathbf{V}
	STATUS		OUTPUT	
I/O1	Chip Status1 : Pass/Fail	Pass: 0	Fail: 1	I/O1 describes Pass/Fail condition of district 0 and 1/OR data of $I/O2$ and $I/O3$
1/02	District 0 Chip Status1 : Pass/Fail	Pass: 0	Fail: 1	If one of the districts fails during multi
1/03	District 1 Chip Status1 : Pass/Fail	Pass: 0	Fail: 1	page program operation, it shows "Fail".
1/04	District 0 Chip Status2 : Pass/Fail	Pass: 0	Fail: 1	I/O2 to 5 shows the Pass/Fail condition of
I/O5	District 1 Chip Status2 : Pass/Fail	Pass: 0	Fail: 1	each district. For details on "Chip Status1"
1/06	Ready/Busy	Ready: 1	Busy: 0	"Status Read".
1/07	Data Cache Ready/Busy	Ready: 1	Busy: 0	
1/08	Write Protect	Protect: 0	Not Protect: 1	
				-



Internal addressing in relation with the Districts

To use Multi Page Program operation, the internal addressing should be considered in relation with the District.

- The device consists from 2 Districts.
- Each District consists from 1024 erase blocks.
- The allocation rule is follows.
- District 0: Block 0, Block 2, Block 4, Block 6,..., Block 2046

District 1: Block 1, Block 3, Block 5, Block 7,..., Block 2047

Address input restriction for the Multi Page Program with Data Cache operation

There are following restrictions in using Multi Page Program with Data Cache;

(Restriction)

Maximum one block should be selected from each District.

Same page address (PA0 to PA5) within two districts has to be selected.

For example;

(80) [District 0, Page Address 0x00000] (11) (81) [District 1, Page Address 0x00040] (15 or 10)

(80) [District 0, Page Address 0x00001] (11) (81) [District 1, Page Address 0x00041] (15 or 10)

(Acceptance)

There is no order limitation of the District for the address input.

For example, following operation is accepted;

(80) [District 0] (11) (81) [District 1] (15 or 10)

(80) [District 1] (11) (81) [District 0] (15 or 10)

It requires no mutual address relation between the selected blocks from each District.

Operating restriction during the Multi Page Program with Data Cache operation

(Restriction)

The operation has to be terminated with "10h" command.

Once the operation is started, no commands other than the commands shown in the timing diagram is allowed

to be input except for Status Read command and reset command.

20.10. Page Copy (2)

By using Page Copy (2), data in a page can be copied to another page after the data has been read out. When the block address changes (increments) this sequenced has to be started from the beginning.



- 6. Copy Page address (M + R1) is input and if the data needs to be changed, changed data is input.
- 7. After programming of page M is completed, Data Cache for Page M + R1 is transferred to the Page Buffer.
- 8. By the 15h command, the data in the Page Buffer is programmed to Page M + R1. Data for Page N + P2 is transferred to the Data cache.
- 9. The data in the Page Buffer is programmed to Page M + Rn 1. Data for Page N + Pn is transferred to the Data Cache.





- 10. Copy Page address (M + Rn) is input and if the data needs to be changed, changed data is input.
- 11. By issuing the 10h command, the data in the Page Buffer is programmed to Page M + Rn.
- (*1) Since the last page programming by the 10h command is initiated after the previous cache program, the tPROG here will be expected as the following,
- tPROG = tPROG of the last page + tPROG of the previous page (command input cycle + address input cycle + data output/input cycle time of the last page) NOTE) This operation needs to be executed within District-0 or District-1.
 - Data input is required only if previous data output needs to be altered.
 - If the data has to be changed, locate the desired address with the column and page address input after the 8Ch command, and change only the data that needs be changed.
 - If the data does not have to be changed, data input cycles are not required.
 - Make sure WP is held to High level when Page Copy (2) operation is performed.
 - Also make sure the Page Copy operation is terminated with 8Ch-10h command sequence

20.11. Multi Page Copy (2)

By using Multi Page Copy (2), data in two pages can be copied to other pages after the data has been read out. When each block address changes (increments) this sequence has to be started from the beginning. Same page address (PAO to PA5) within two districts has to be selected.



XT27Q04A





20.12. Auto Block Erase

The Auto Block Erase operation starts on the rising edge of WE after the Erase Start command "D0h" which follows the Erase Setup command "60h". This two-cycle process for Erase operations acts as an extra layer of protection from accidental erasure of data due to external noise. The device automatically executes the Erase and Verify operations.



20.13. Multi Block Erase

The Multi Block Erase operation starts by selecting two block addresses before D0h command as in below diagram. The device automatically executes the Erase and Verify operations and the result can be monitored by checking the status by 71h status read command. For details on 71h status read command, refer to section "Multi Page Program with Data Cache".





For example, following operation is accepted; (60) [District 1] (60) [District 0] (D0)

It requires no mutual address relation between the selected blocks from each District.

Make sure to terminate the operation with D0h command. If the operation needs to be terminated before D0h command input, input the FFh reset command to terminate the operation.

20.14. ID Read

The device contains ID codes which can be used to identify the device type, the manufacturer, and features of the device. The ID codes can be read out under the following timing conditions:





Parallel SLC NAND

XT27Q04A

	Table 4. Code table									
	Description	I/O8	I/07	I/O6	I/O5	I/O4	I/O3	I/O2	I/01	Hex Data
1st Data	Maker Code	1	0	0	1	1	0	0	0	98h
2nd Data	Device Code	1	0	1	0	1	1	0	0	ACh
3rd Data	Chip Number, Cell Type	1	0	0	1	0	0	0	0	90h
4th Data	Page Size, Block Size, I/O Width	0	0	1	0	0	1	1	0	26h
5th Data	Plane Number	0	1	1	1	0	1	1	0	76h

3rd Data									
	Description	I/O8	I/07	I/O6	I/O5	I/04	I/O3	1/02	I/01
	1							0	0
Internal Chip Number	2							0	1
internal enip Number	4							1	0
	8						I/03	1	1
	2 level cell					0	0		
Coll Turo	4 level cell					0	1		
Cen Type	8 level cell					1	0		
	16 level cell					1	1		
Reserv	/ed	1	0	0	1				

4th Data									
	Description	I/O8	I/07	I/O6	I/O5	I/04	I/O3	I/O2	I/01
	1 KB							0	0
Page Size	2 КВ							0	1
(without redundant area)	4 KB							1	0
(without redundant area)	8 КВ							1	1
Block Size	64 KB			0	0				
DIOCK SIZE	128 KB			0	1				
(without redundant area)	256 KB			1	0				
(without redundant area)	512 KB			1	1				
			0						
I/O Width	x8 x16		1						
Reserv	red	0				0	1		



	Description	I/O8	I/07	I/O6	I/O5	I/04	I/O3	I/O2	I/01
Plane Number	1 Plane					0	0		
	2 Plane					0	1		
	4 Plane					1	0		
	8 Plane					1	1		
Reserved		0	1	1	1			1	0



20.15. Status Read

The device automatically implements the execution and verification of the Program and Erase operations. The Status Read function is used to monitor the Ready/Busy status of the device, determine the result (pass /fail) of a Program or Erase operation, and determine whether the device is in Protect mode. The device status is output via the I/O port using RE after a "70h" command input. The Status Read can also be used during a Read operation to find out the Ready/Busy status.

The resulting information is outlined in Table 5.

Table 5. Statu	s output table
----------------	----------------

	Definition	Page Program Block Erase	Cache Program	Read Cache Read
I/O1	Chip Status1 Pass: 0 Fail: 1	Pass/Fail	Pass/Fail	Invalid
I/O2	Chip Status 2 Pass: 0 Fail: 1	Invalid	Pass/Fail	Invalid
I/O3	Not Used	0	0	0
I/O4	Not Used	0	0	0
I/O5	Not Used	0	0	0
I/O6	Page Buffer Ready/Busy Ready: 1 Busy: 0	Ready/Busy	Ready/Busy	Ready/Busy
1/07	Data Cache Ready/Busy Ready: 1 Busy: 0	Ready/Busy	Ready/Busy	Ready/Busy
I/O8	Write Protect Not Protected :1 Protected: 0	Write Protect	Write Protect	Write Protect

The Pass/Fail status on I/O1 and I/O2 is only valid during a Program/Erase operation when the device is in the Ready state.

Chip Status 1:

During a Auto Page Program or Auto Block Erase operation this bit indicates the pass/fail result. During a Auto Page Programming with Data Cache operation, this bit shows the pass/fail results of the current page program operation, and therefore this bit is only valid when I/O6 shows the Ready state. Chip Status 2:

This bit shows the pass/fail result of the previous page program operation during Auto Page Programming with Data Cache. This status is valid when I/O7 shows the Ready State.

The status output on the I/O6 is the same as that of I/O7 if the command input just before the 70h is not 15h or 31h.



XT27Q04A

An application example with multiple devices is shown in the figure below.



System Design Note: If the RY / BY# pin signals from multiple devices are wired together as shown in the diagram, the Status Read function can be used to determine the status of each individual device.

20.16. Reset

The Reset mode stops all operations. For example, in case of a Program or Erase operation, the internally generated voltage is discharged to 0 volt and the device enters the Wait state.

Reset during a Cache Program/Page Copy may not just stop the most recent page program but it may also stop the previous program to a page depending on when the FF reset is input.

The response to a "FFh" Reset command input during the various device operations is as follows:



When a Reset (FFh) command is input during programming





21.Timing Diagrams

21.1. Latch Timing Diagram for Command/Address/Data





21.3. Address Input Cycle Timing Diagram





21.5. Serial Read Cycle Timing Diagram





21.7. Read Cycle Timing Diagram



21.8. Read Cycle Timing Diagram: When Interrupted by /CE





21.9. Read Cycle with Data Cache Timing Diagram (1/2)





21.10. Column Address Change in Read Cycle Timing Diagram (1/2)





21.11. Data Output Timing Diagram



*) M: up to 4351 (byte input data for x8 device).



21.13. Auto-Program Operation with Data Cache Timing Diagram (1/3)





Auto-Program Operation with Data Cache Timing Diagram (3/3)



(Note) Make sure to terminate the operation with 80h-10h- command sequence. If the operation is terminated by 80h-15h command sequence, monitor I/O 6 (Ready / Busy) by issuing Status Read command (70h) and make sure the previous page program operation is completed. If the page program operation is completed issue FFh reset before next operation.



21.14. Multi-Page Program Operation with Data Cache Timing Diagram (1/4)





Multi-Page Program Operation with Data Cache Timing Diagram (3/4)



(Note) Make sure to terminate the operation with 81h-10h- command sequence. If the operation is terminated by 81h-15h command sequence, monitor I/O 6 (Ready / Busy) by issuing Status Read command (70h) and make sure the previous page program operation is completed. If the page program operation is completed issue FFh reset before next operation.



XT27Q04A

21.15. Auto Block Erase Timing Diagram





XT27Q04A

21.17. ID Read Operation Timing Diagram





22.Application Notes And Comments

(1) Power-on/off sequence

The timing sequence shown in the figure below is necessary for the power-on/off sequence.

The device internal initialization starts after the power supply reaches an appropriate level in the power on sequence. During the initialization the device Ready/Busy signal indicates the Busy state as shown in the figure below. In this time period, the acceptable commands are FFh or 70h.

The WP signal is useful for protecting against data corruption at power-on/off.



(2) Power-on Reset

The following sequence is necessary because some input signals may not be stable at power-on.

(3) Prohibition of unspecified commands

The operation commands are listed in Table 2. Input of a command other than those specified in Table 2 is prohibited. Stored data may be corrupted if an unknown command is entered during the command cycle. (4) Restriction of commands while in the Busy state

FF

Reset

During the Busy state, do not input any command except 70h(71h) and FFh.

Power on

(5) Acceptable commands after Serial Input command "80h"

Once the Serial Input command "80h" has been input, do not input any command other than the Column Address Change in Serial Data Input command "85h", Auto Program command "10h", Multi Page Program command "11h", Auto Program with Data Cache Command "15h", or the Reset command "FFh".



If a command other than "85h", "10h", "11h", "15h" or "FFh" is input, the Program operation is not performed and the device operation is set to the mode which the input command specifies.





(6) Addressing for program operation

Within a block, the pages must be programmed consecutively from the LSB (least significant bit) page of the block to MSB (most significant bit) page of the block. Random page address programming is prohibited.



The device status can be read out by inputting the Status Read command "70h" in Read mode. Once the device has been set to Status Read mode by a "70h" command, the device will not return to Read mode unless the Read command "00h" is inputted during [A]. If the Read command "00h" is inputted during [A]. If the Read command "00h" is inputted during [A], Status Read mode is reset, and the device returns to Read mode. In this case, data output starts automatically from address N and address input is unnecessary



(8) Auto programming failure



(9) RY/BY# : termination for the Ready/Busy pin (RY/BY#)

A pull-up resistor needs to be used for termination because the RY/BY# buffer consists of an open drain circuit.





(10) Note regarding the WP# signal

The Erase and Program operations are automatically reset when WP goes Low. The operations are enabled and disabled as follows:





(11) When six address cycles are input

Although the device may read in a sixth address, it is ignored inside the chip.

Read operation



(12) Several programming cycles on the same page (Partial Page Program)

Each segment can be programmed individually as follows:

1st programming	Data Pattern 1		All 1 s			
2nd programming	All 1 s	Data Pattern 2		All 1 s		
4th programming		All 1	5		Data Pattern 4	
Result	Data Pattern 1	Data Pattern 2			Data Pattern 4	

(13) Invalid blocks (bad blocks)

The device occasionally contains unusable blocks. Therefore, the following issues must be recognized:

→ Bad Block	Please do not perform a impossible to recover the erased. Check if the device has Refer to the test flow for h detected by the test flow is system. A bad block does not af isolated from the bit lines The number of valid block	an erase oper bad block in any bad blo bad block de must be mar fect the perf by select ga as over the d	ration to bad formation if cks after ins tection. Bad haged as unu ormance of g ites.	blocks. It m the informat tallation into blocks which usable blocks rood blocks b e is as follow	ay be tion is o the system. n are by the ecause it is 75:
		MIN	TYP.	MAX	UNIT
0	Valid (Good) Block Number	2008	—	2048	Block

Bad Block Test Flow

Regarding invalid blocks, bad block mark is in whole pages.

Please read one column of any page in each block. If the data of the column is 00(Hex), define the block as a bad block.





*1: No erase operation is allowed to detected bad blocks

(14) Failure phenomena for Program and Erase operations

The device may fail during a Program or Erase operation.

The following possible failure modes should be considered when implementing a highly reliable system.

FAILURE MODE		DETECTION AND COUNTERMEASURE SEQUENCE
Block	Erase Failure	Status Read after Erase \rightarrow Block Replacement
Page	Programming Failure	Status Read after Program → Block Replacement
Read	Bit Error	ECC Correction / Block Refresh

• ECC: Error Correction Code. 8 bit correction per 544 Bytes is necessary.

Block Replacement



Program



When an error happens in Block A, try to reprogram the data into another Block (Block B) by loading from an external buffer. Then, prevent further system accesses to Block A (by creating a bad block table or by using another appropriate scheme).

Erase

When an error occurs during an Erase operation, prevent future accesses to this bad block (again by creating a table within the system or by using another appropriate scheme).

(15) Do not turn off the power before write/erase operation is complete. Avoid using the device when the battery is low. Power shortage and/or power failure before write/erase operation is complete will cause loss of data and/or damage to data.

(16) The number of valid blocks is on the basis of single plane operations, and this may be decreased with two plane operations.

(17) Reliability Guidance

This reliability guidance is intended to notify some guidance related to using NAND flash with 8 bit ECC for each 544 bytes. For detailed reliability data, please refer to XTX's reliability note. Although random bit errors may occur during use, it does not necessarily mean that a block is bad. Generally, a block should be marked as bad when a program status failure or erase status failure is detected. The other failure modes may be recovered by a block erase.

ECC treatment for read data is mandatory due to the following Data Retention and Read Disturb failures.

• Write/Erase Endurance

Write/Erase endurance failures may occur in a cell, page, or block, and are detected by doing a status read after either an auto program or auto block erase operation. The cumulative bad block count will increase along with the number of write/erase cycles.

Data Retention

The data in memory may change after a certain amount of storage time. This is due to charge loss or charge gain. After block erasure and reprogramming, the block may become usable again. Here is the combined characteristics image of Write/Erase Endurance and Data Retention.



Parallel SLC NAND



Read Disturb

A read operation may disturb the data in memory. The data may change due to charge gain. Usually, bit errors occur on other pages in the block, not the page being read. After a large number of read cycles (between block erases), a tiny charge may build up and can cause a cell to be soft programmed to another state. After block erasure and reprogramming, the block may become usable again.